The ambient and denuded trench top corner at the step of gate oxidation play an important role to generate defect. Furthermore, dislocation-free flash process is proposed, and its mechanism as well. The impact on dislocation of the other processes is also discussed. And we knew that using of dry oxidation for gate oxide has the characteristic to reduce the dislocation. Consequently, the dislocation free wafer is obtained by changing gate oxide from wet to dry in manufacturing embedded flash.
Introduction
Shallow trench isolation (STI) is the most favorable scheme for advanced integrated circuits [1, 2] . While STI process give benefits due to its scalable characteristics, it is known to raise problem like STI induced dislocation. In past years, many groups have been studied root cause of STI stress and its solution to reduce the dislocation. In a general view of process integration of STI, STI profile, liner material, gap-fill material, and annealing play an important role in dislocation generation [3] [4] [5] [6] [7] [8] . However, the most STI related processes are strong dependent on the device characteristics. In this point of view, flash memory technology is considered to be more difficult to integrate process than other devices, because it requires more thermal budget and oxidation. In this study, the relationship between the stress by STI and gate oxidation ambient will be mainly discussed. Additionally, the effects of liner oxide, post CMP annealing and implantation are discussed. In the previous development stage, a large portion of pin leakage failure was found in embedded flash product. As a result of TEM analysis, the root cause is proven to be a dislocation as shown in Fig. 1 . Comparing with logic process, flash technology needs additional processes like tunnel oxide, floating gate poly, oxide-nitride-oxide (ONO), and flash high voltage (~ 10 V) gate oxide. To find critical process with related to dislocation, defects have been inspected at process marked by colored box in Fig. 2 . As a result, gate oxide-1 is revealed to be major factor to generate defect shown in Fig. 3 (a). According to cumulative thermo-mechanical stress (CTMS) model [8] , thermo-mechanical stresses induced by subsequent processes keep piling up, and finally break periodicity of Si lattice. Stress by gate oxidation is well known for oxidation induced stacking faults (OISF), but it is needed to clarify more detail whether the major factor is difference of thermal expansion coefficient, or volume expansion of oxidation, or chemical reaction, when oxidized. In order to investigate pure thermal cycling effect on defect generation, all thermal processes are processed with N 2 ambient. But, any defect is not found after all thermal processes are done. In this process, STI densification temperature is relatively higher than others, so the stress by difference of thermal expansion coefficient is not to be critical. In order to verify the effect of oxidation ambient and oxide growth rate, dry oxidation instead of wet oxidation is tried for gate oxide-1 in Fig. 2 . After the treatment of dry oxidation, any dislocation pit is not found as shown in Fig. 3(b) . Irrespective of temperature/oxidation rate, defect density is only dependent on oxidation ambient. Interestingly, wet oxidations at the previous step like screen oxidation and tunnel oxidation in Fig. 2 did not give any hurt to wafer. Although nearly same recipe is applied, only gate oxide-1 causes dislocation pit. That means that hydrogen atom apparently enhance the occurrence of dislocation, but its behavior is believed to depend on wafer status. This kind of phenomena can be explained through the CTMS model, that is, stresses generated by each thermal process did not disappear but accumulate, and finally rupture. In terms of wafer status, the difference between gate oxide-1 and screen oxide/tunnel oxide are summarized two; one is that wafer at step of gate oxide-1 is more stress-accumulated [8] than that of tunnel oxide, and another is the difference of STI top corner profile. In general, the most manufacturing factory used to adopt 150% wet etch to remove residual oxide. Therefore, the oxide growth and removal repetition make STI top corner open more shown in Fig. 4 . Theoretical approaches for stress persist that stress is concentrated on STI top with tensile and bottom corner with compressive. Although STI top corner have stressed highly, screen and tunnel oxidation do not give huge damage because top corner is partially covered by oxide. From gate oxide-1 to gate oxide-2 process, wafer is covered by 3 different materials for each region (cell, flash HV, LV region). Because cell region is covered by ONO, oxide cannot be grown, and any dislocation is not found after wet oxidation. On the other side, gate oxide was grown in flash HV and LV region. This is consistent with the fact that only thermal effect does not affect on defect generation. In case of wet oxide, dislocation is found in flash HV and LV region. But in case of dry oxide, dislocation is not found anywhere. If wafer is covered with some material including oxide, even wet oxidation does not generate dislocation. In a view of thermal stress, dry oxidation gives more stress due to its long time and high temperature. In linear-parabolic model [9] , wet oxidation is known to have larger constants, which means fast oxidation for given temperature. In order to check dependency of oxide growth rate (rapid volume expansion), 750 o C wet oxidation and 850 o C dry oxidation are tried, but the result is same, that is, wet oxidation always generates dislocation in this case. Assuming Si bonding would be weakened by some other atom like hydrogen; all phenomena can be easily explained. The relationship between hydrogen and poly silicon have been well studied in fin-type double-gate MOSFETs (FinFETs) process [10] , in which hydrogen annealing technique is used for getting FinFETs with higher mobility by improving roughness of poly grain due to high surface migration rate. Hydrogen atom acts as interstitial in Si lattice, and weakens Si-Si bonding. Especially, if hydrogen atom flows in the plastic deformed and high stressed region like STI top corner and it can break Si bonding easier than other flat region. As shown in Fig. 2 , dislocation pit is mainly located at STI corner. Once dislocation pit occurs, and then it easily propagates to the other region [11] . Si atom escaped from original site forms point defect, which leads dislocation and stacking fault. Hydrogen act as not only seed to induce dislocation, but also enhancer
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Advances in Nanomaterials and Processing to feed dislocation like smart cut mechanism in manufacturing SOI wafer. Hydrogen segregated into dislocation makes dislocation length longer. Because of fast diffusion of hydrogen through dislocation line, defect occurred will be propagated to the other region with small energy. Although dry oxidation would be a candidate obtaining defect free wafer, it does not relax existing stress. In the region covered by gate oxide-1, any defects are not found for both oxidation conditions, but in the denuded region, not dry oxidation but wet oxidation ruptures wafers as summarized in Table 1 . In the region covered by oxide, interface between oxide and Si acts as sink of hydrogen, and residual oxide bind Si atom, so defect propagation does not progress any more. After gate oxide-1, several processes like sidewall oxidation, implantation, have possibility to contribute to defect generation. Although sidewall oxidation is wet oxide, defect is not found, that is consistent of the fact that region covered by residual oxide is not affected. After high dose implantation, some defects are detected, but defect density is low comparable with that of wet gate oxide-1, and thought not to affect yield. As well as hydrogen in wet oxidation, high dose implantation can be also external force to escape Si atom from original site. When the energetic ion fly and go into Si matrix, 3 phenomena occur sequentially like ballistic collision, thermal spiking, and radiation enhanced diffusion. Ballistic collision can be defined by elastic collision between ion and Si, or collided Si and Si. At neighboring region of path ion passes, locally high temperature suddenly appears and disappears by inelastic collision, which is called thermal spiking [12] . Because its behavior is similar to quenching, Si can be at stable state in a short time and short range. Comparing defect density with wet oxidation effect, implantation is less affective because Si lattice become more stable state due to thermal spiking effect. Some experimental process conditions to relax STI stress are implemented as summarized in Table 2 . The most popular method is insertion of stress buffer layer between silicon substrate and HDP. Nitride, thermal oxidation, and their combination for buffer layer are generally used. In this experiment, when we skipped liner nitride, defects are found. In case of providing liner nitride 15.0 nm, defects are not found. Nitride is shown to be excellent characteristics at even high temperature post CMP annealing. The proposed mechanism is that nitride liner acts as oxidation barrier to the trench floors and walls, and thus prevents volume expansion of the trench fill Oxide during subsequent thermal cycles. Post CMP annealing temperature is also reported to be crucial factor in relieve stress, but some of them report high temperature annealing can cure defect, the others insist low temperature is better. In this process integrity and environment, it is proven that high temperature annealing makes it worse. 
Conclusions
Intrinsic and residual mechanical stresses induced by STI process is accumulated by subsequent process, and finally wet oxidation makes it rupture. Especially, when STI top corner is opened by the repetition of oxidation and removal, and it is oxidized with hydrogen ambient, severe dislocation pit was found. And, it is proposed mechanism that hydrogen enhances defect generation in stressed region. Implantation process also acts as external force to induced dislocation, but its affection is relatively small. As for layer of stress relief, nitride liner shows good characteristics. In manufacturing embedded flash, dislocation free wafer is obtained by changing gate oxide from wet to dry.
